

1985



جامعة محمد بوضياف – المسيلة  
Université Mohamed Boudiaf - M'sila

# Microprocessor-Based Systems Course

To the Students of the Third Year Electronics (Bachelor's Degree)

**Dr. Guichi Amar**

DEPARTMENT OF ELECTRONICS

FACULTY OF TECHNOLOGY

MOHAMED BOUDIAD UNIVERSITY, M'SILA

*September 2023*



# Contents

## I First Part

<b>I</b>	<b>Registers and Semiconductor Memories</b> .....	<b>9</b>
<b>1.1</b>	<b>What is a microprocessor-based system?</b>	<b>9</b>
<b>1.2</b>	<b>From transistor to registre/memory</b>	<b>10</b>
1.2.1	Transistor .....	10
1.2.2	Logic gates and transistor .....	11
1.2.3	Combinational and sequential Logic .....	12
1.2.4	Sequential Logic and flip-flops .....	12
1.2.5	D flip-flop .....	14
1.2.6	D flip-flop : latch and clocked .....	15
1.2.7	Logic devices for interfacing .....	15
<b>1.3</b>	<b>Flip-Flop or Latch as Storage Element</b>	<b>16</b>
<b>1.4</b>	<b>Registers</b>	<b>16</b>
<b>1.5</b>	<b>Memory</b>	<b>18</b>
1.5.1	Definition .....	18
1.5.2	Memory access time .....	19
<b>1.6</b>	<b>Classification of Memories</b>	<b>19</b>
1.6.1	Semiconductor memories .....	19
1.6.2	Random Access Memory (RAM) .....	20
1.6.3	Internal Structure of ROM .....	21
1.6.4	Timing Diagram for ROM Read Operation .....	21
1.6.5	Internal Structure of RAM .....	22

1.6.6	Timing Diagram for RAM Read/Write Operation	23
<b>1.7</b>	<b>Memory Chip Configuration for Expanding Memory Size</b>	<b>23</b>
1.7.1	Expanding Memory Size by Increasing the Number of Words	23
1.7.2	Expanding Memory Size by Increasing the Word Size	24
<b>1.8</b>	<b>Memory Map and Addresses</b>	<b>24</b>
<b>2</b>	<b>History and Evolution of Computers</b>	<b>29</b>
<b>2.1</b>	<b>History of Computers</b>	<b>29</b>
<b>2.2</b>	<b>Categories of computers</b>	<b>30</b>
<b>2.3</b>	<b>Organization of a Computer</b>	<b>31</b>
2.3.1	Microprocessor	31
2.3.2	Memory	32
2.3.3	Input/Output	32
2.3.4	System bus	32
2.3.5	Clock Signals	32
<b>2.4</b>	<b>Input/Output devices</b>	<b>33</b>
<b>2.5</b>	<b>Microprocessor</b>	<b>33</b>
<b>2.6</b>	<b>History of Microprocessors</b>	<b>34</b>
<b>2.7</b>	<b>Assembly and Machine Languages</b>	<b>34</b>
<b>2.8</b>	<b>High-level Languages</b>	<b>35</b>
<b>2.9</b>	<b>Von Neumann and Harvard Architectures</b>	<b>35</b>
2.9.1	Von Neumann Architecture	35
2.9.2	Harvard Architecture	35

## II

## Second Part

<b>3</b>	<b>Study of an 8-bit Microprocessor</b>	<b>41</b>
<b>3.1</b>	<b>Introduction</b>	<b>41</b>
<b>3.2</b>	<b>8-bit Microprocessor</b>	<b>41</b>
<b>3.3</b>	<b>Study of the 8085 Microprocessor</b>	<b>41</b>
3.3.1	External Architecture of the 8085	42
3.3.2	Internal Architecture of the 8085	44
3.3.3	Demultiplexing the Bus $AD_7 - AD_0$	47
3.3.4	Instruction Format	47
3.3.5	Instructions Word Size	48
3.3.6	Addressing Mode	48
<b>3.4</b>	<b>Instruction set of the 8085</b>	<b>49</b>
3.4.1	Data Transfer (Copy) Operations	49
3.4.2	Arithmetic Operations	51
3.4.3	Logic Operations	55
3.4.4	Additional Logic Operations	56

3.4.5	Branching Operations .....	58
3.4.6	Stack Instructions .....	60
3.4.7	I/O and Machine-control Operations .....	61
<b>3.5</b>	<b>Op-code and mnemonic of 8085 instructions</b>	<b>61</b>
<b>3.6</b>	<b>The 8085 Machine Cycles</b>	<b>62</b>
3.6.1	Opcode Fetch Machine Cycle .....	62
3.6.2	Memory Read Machine Cycle .....	62
<b>3.7</b>	<b>Execution Time of an Instruction</b>	<b>64</b>
<b>3.8</b>	<b>Loops and Counters in Assembly Language</b>	<b>65</b>
3.8.1	Continuous Loop .....	65
3.8.2	Conditional Loop .....	66
3.8.3	Conditional Loop and Counter .....	66
3.8.4	Generation of delays .....	66
3.8.5	Generating Delay Using Nested Loops .....	67
<b>3.9</b>	<b>Interrupts</b>	<b>69</b>
3.9.1	Introduction .....	69
<b>3.10</b>	<b>Interrupts of 8085</b>	<b>70</b>
3.10.1	Software and Hardware Interrupts .....	70

### III

3.10.2	Vectored and Non-vectored Interrupts .....	71
3.10.3	Maskable and Non-maskable Interrupts .....	71
3.10.4	Interrupt Instructions .....	71

## IV

## Third Part

<b>4</b>	<b>Peripheral Devices and Interfacing</b> .....	<b>77</b>
<b>4.1</b>	<b>Introduction</b>	<b>77</b>