



Microprocessor-Based Systems Course

To the Students of the Third Year Electronics (Bachelor's Degree)

Dr. Guichi Amar

DEPARTMENT OF ELECTRONICS
FACULTY OF TECHNOLOGY
MOHAMED BOUDIAD UNIVERSITY, M'SILA
September 2023



Contents

I

First Part

1	Registers and Semiconductor Memories	9
1.1	What is a microprocessor-based system?	9
1.2	From transistor to register/memory	10
1.2.1	Transistor	10
1.2.2	Logic gates and transistor	11
1.2.3	Combinational and sequential Logic	12
1.2.4	Sequential Logic and flip-flops	12
1.2.5	D flip-flop	14
1.2.6	D flip-flop : latch and clocked	15
1.2.7	Logic devices for interfacing	15
1.3	Flip-Flop or Latch as Storage Element	16
1.4	Registers	16
1.5	Memory	18
1.5.1	Definition	18
1.5.2	Memory access time	19
1.6	Classification of Memories	19
1.6.1	Semiconductor memories	19
1.6.2	Random Access Memory (RAM)	20
1.6.3	Internal Structure of ROM	21
1.6.4	Timing Diagram for ROM Read Operation	21
1.6.5	Internal Structure of RAM	22

1.6.6	Timing Diagram for RAM Read/Write Operation	23
1.7	Memory Chip Configuration for Expanding Memory Size	23
1.7.1	Expanding Memory Size by Increasing the Number of Words	23
1.7.2	Expanding Memory Size by Increasing the Word Size	24
1.8	Memory Map and Addresses	24
2	History and Evolution of Computers	29
2.1	History of Computers	29
2.2	Categories of computers	30
2.3	Organization of a Computer	31
2.3.1	Microprocessor	31
2.3.2	Memory	32
2.3.3	Input/Output	32
2.3.4	System bus	32
2.3.5	Clock Signals	32
2.4	Input/Output devices	33
2.5	Microprocessor	33
2.6	History of Microprocessors	34
2.7	Assembly and Machine Languages	34
2.8	High-level Languages	35
2.9	Von Neumann and Harvard Architectures	35
2.9.1	Von Neumann Architecture	35
2.9.2	Harvard Architecture	35

II

Second Part

3	Study of an 8-bit Microprocessor	41
3.1	Introduction	41
3.2	8-bit Microprocessor	41
3.3	Study of the 8085 Microprocessor	41
3.3.1	External Architecture of the 8085	42
3.3.2	Internal Architecture of the 8085	44
3.3.3	Demultiplexing the Bus AD ₇ – AD ₀	47
3.3.4	Instruction Format	47
3.3.5	Instructions Word Size	48
3.3.6	Addressing Mode	48
3.4	Instruction set of the 8085	49
3.4.1	Data Transfer (Copy) Operations	49
3.4.2	Arithmetic Operations	51
3.4.3	Logic Operations	55
3.4.4	Additional Logic Operations	56

3.4.5	Branching Operations	58
3.4.6	Stack Instructions	60
3.4.7	I/O and Machine-control Operations	61
3.5	Op-code and mnemonic of 8085 instructions	61
3.6	The 8085 Machine Cycles	62
3.6.1	Opcode Fetch Machine Cycle	62
3.6.2	Memory Read Machine Cycle	62
3.7	Execution Time of an Instruction	64
3.8	Loops and Counters in Assembly Language	65
3.8.1	Continuous Loop	65
3.8.2	Conditional Loop	66
3.8.3	Conditional Loop and Counter	66
3.8.4	Generation of delays	66
3.8.5	Generating Delay Using Nested Loops	67
3.9	Interrupts	69
3.9.1	Introduction	69
3.10	Interrupts of 8085	70
3.10.1	Software and Hardware Interrupts	70

III

3.10.2	Vectored and Non-vectored Interrupts	71
3.10.3	Maskable and Non-maskable Interrupts	71
3.10.4	Interrupt Instructions	71

IV

Third Part

4	Peripheral Devices and Interfacing	77
4.1	Introduction	77